Please click on the Apply to verify the status of jobs posted more than 15 days ago, as they may have expired. Similar Jobs
Job Description
Experience: 10-15 Years
Employment Type: Full-Time (FTE)
Location: Bangalore, Hyderabad
Notice Period: Immediate to 30 Days
We are hiring an experienced Senior Physical Design Engineer with strong hands-on expertise across the complete Netlist-to-GDSII flow. The ideal candidate should have deep knowledge of advanced technology nodes (28nm and below) and extensive experience with industry-standard EDA tools.
Key Responsibilities
- End-to-end Netlist-to-GDSII implementation , including:
- Floorplanning
- Placement
- Clock Tree Synthesis (CTS)
- Routing
- Static Timing Analysis (STA)
- Power Integrity Analysis
- Physical Verification
- Hands-on experience with floorplanning and PR using Innovus / ICC2 / Fusion Compiler
- Perform timing closure and resolve setup/hold, SI, and power-related issues
- Work closely with STA and sign-off teams to achieve design closure
- Strong experience in Physical Design methodologies
- Hands-on experience with 28nm and lower technology nodes
- Proficiency in Tcl/Tk/Perl scripting
- Extensive experience with Synopsys and Cadence tools , including:
Looking to get Placed? Try our Placement Guarantee Plan
- Innovus
- ICC2
- PrimeTime (PT, PT-PX)
- Calibre
- Strong understanding of timing constraints, STA, and timing closure
- Experience in power, performance, and area (PPA) optimization
- Ability to work independently on complex blocks
- Strong debugging and analytical skills
- Good communication and cross-team collaboration skills
[HIDDEN TEXT]
This job is provided by Shine.com
Skills
DebuggingIf an employer asks you to pay any kind of fee, please notify us immediately. Jobaaj does not charge any fee from the applicants and we do not allow other companies also to do so.
Important dates & deadlines?
Application Deadline
06 May 26, 06:02 PM IST
Similar Jobs
View All

