Please click on the Apply to verify the status of jobs posted more than 15 days ago, as they may have expired. Similar Jobs
Job Description
Job Title: DV Lead/Senior Engineer
Experience: 4+ Years
Location: Any
Employment Type: Full-Time
Key Responsibilities
- Develop and execute verification plans for high-speed interfaces including PCIe Gen3+, DDR4/5, Ethernet (10G+), MIPI, USB 3.0+, and related protocols like NVMe or UCIe.
- Create UVM testbenches with drivers, monitors, scoreboards, and coverage models; perform constraint-random and directed testing.
- Debug RTL simulations, analyze coverage closure, and support emulation/prototyping for silicon bring-up and post-silicon validation.
Required Qualifications
- Bachelors/Masters in Electrical Engineering or related field with 4+ years in design verification for high-speed protocols.
Looking to get Placed? Try our Placement Guarantee Plan
- Strong proficiency in SystemVerilog, UVM, and scripting (Python/Perl); experience with tools like VCS, Questa, or Synopsys simulators.
- Familiarity with on-chip buses (AXI/APB/AHB), assertions, low-power verification (UPF/CPF), and protocol analyzers.
Preferred Skills
- Experience integrating third-party VIPs and working with AMBA protocols in SoC environments.
- Knowledge of board bring-up, silicon debug, or FPGA validation for protocols like JESD204 or SerDes.
- Excellent problem-solving and team collaboration skills for cross-functional projects.
Skills
PythonTestingIf an employer asks you to pay any kind of fee, please notify us immediately. Jobaaj does not charge any fee from the applicants and we do not allow other companies also to do so.
About Company
Important dates & deadlines?
Application Deadline
06 May 26, 06:02 PM IST
Similar Jobs
View All

